Optimized Design of Power Construction of VLSI Buffer Based on Minimal Delay

• 基于最小延迟限度的VLSI缓冲器功耗优化设计